Synopsys Design Compiler Tutorial 2021
Write the gate-level Verilog.
# Define the target technology library (the standard cells you are mapping to) set target_library slow.db synopsys design compiler tutorial 2021
Write the gate-level Verilog.
# Define the target technology library (the standard cells you are mapping to) set target_library slow.db synopsys design compiler tutorial 2021